

(PTO-1449)

SERIAL NO.
09/977,994

APPLICANT
Makoto NAGATA, et al.

FILING DATE
October 17, 2001

**GROUP
2857**

U.S. PATENT DOCUMENTS

EXAMINER'S INITIALS	CITE NO.	Document Number Number-Kind Code ² (if known)	Publication Date MM-DD-YYYY	Name of Patentee or Applicant of Cited Document	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear
		US			
		US			
		US			
		US			
		US			
		US			
		US			
		US			
		US			
		US			
		US			
		US			
		US			
		US			
		US			
		US			

RECEIVED
 FEB 24 2004

FOREIGN PATENT DOCUMENTS

[illegible]

OTHER ART (Including Author, Title, Date, Pertinent Pages, Etc.)

EXAMINER'S INITIALS	CITE NO.	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.
JRW		Nagata, M., et al., "Physical Design Guides for Substrate Noise Reduction in CMOS Digital Circuits," IEEE Journal of Solid-State Circuits, Vol. 36, No. 3, (Mar. 2001).
JRW		Nagata, M., et al, "Quantitative Characterization of Substrate Noise for Physical Design Guides in Digital Circuits," IEEE 2000 Custom Integrated Circuits Conference, Orlando, Florida, May 21-24, 2000.
JRW		Table of Contents for the Proceedings of the IEEE 2000 Custom Integrated Circuits Conference, Orlando, Florida, May 21-24, 2000.
EXAMINER <i>Phy R White</i>		DATE CONSIDERED <i>04/22/04</i>

*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

1 Applicant's unique citation designation number (optional). 2 Applicant is to place a check mark here if English language Translation is attached.